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Abstract 
The metal oxide semiconductor (MOS) conductance technique has been a key tool for the understanding of electrically 
active interface states since it was first developed by Nicollian and Brews in the mid 1960’s. In this letter the interface 
charge densities (Dit) are analyzed for ultra thin dielectric material based MOS devices using high-k dielectric material ZrO2 
at p-type doping level of ͳ ൈ ͳͲଵ଻ିଷ.  The Dit have been calculated by a novel approach using conductance method and 
it indicates that by reducing the thickness of the oxide, the Dit increases and similar increase is also found by replacing SiO2 
with ZrO2. Numerical calculations and analytical solutions are performed by MATLAB and device simulation is done by 
ATLAS, a TCAD tool from Silvaco. 
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1. Introduction 
MOS conductance has become a method of choice for assessing interface state densities since it is far less 
prone to systematic error [1]. As for the silicon MOS, fast and slow states can be calculated and classified using 
this technique. Already in the ground-breaking work for understanding the physical properties of MOS 
structures, the Capacitance-Voltage (C-V) method was used to establish the main character of insulator-silicon 
interfaces. The importance of interface state densities and insulator charge were revealed on the early stage in 
the 1960s. Afterward, this technique was attached by the conductance method, where the real part of the MOS 
admittance was shown to complete information from the C-V method. From these initiatives, a number of 
variations and a huge amount of applications have blossomed for a continued detailed understanding of the 
technologically useful MOS structure. The conductance method developed by Nicollian and Brews for 
extracting the oxide-semiconductor Dit has performed agreeably on well-passivated surfaces with relatively low 
trap densities. Recently, the conductance method has been investigated and adapted for rigorously proving the 
electrical passivation of novel semiconductor-dielectric interfaces. The conductance method is simplest in 
depletion because minority carrier effects are not significant. That is in depletion interface trap occupancy 
changes by confine and emission of majority carriers (holes in p-type MOS and electrons in n-type MOS). 
Minority carrier capture is insignificant because the minority carrier density is very small in depletion for 
biases not too close to midgap. Similarly minority carrier discharge is unimportant because the small-signal 
measurement disturbs equilibrium only slightly and the emission rate is equivalent to negligible capture rate [2-
4]. In this article the interface charge densities have been measured and analyzed for ultra thin oxide based 
MOS structure using a promising high-k dielectric materials, ZrO2 [5-6] as gate dielectric. 
2. Theoretical Analysis 
Fig. 1 shows an equivalent circuit model [7] of MOS capacitor, where COX is the oxide capacitance per unit 
area, CS is the silicon capacitance per unit area, Rit and Cit are the resistance and capacitance components per 
unit area related to interface trap. Equivalent parallel circuit is shown also in Fig. 1, where CP and GP are the 
equivalent parallel capacitance and conductance per unit area. The reason why it is changed like that can be 
expressed that GP has only interface trap information not including CS when the circuit is converted [3]. The 
admittance [8] is given by  
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Where q is the electronic charge and ω = 2πf, f is the frequency. Comparing the real part and imaginary part 
(Interface trap with single energy level in the band gap) for continuously distributed interface trap we get,  
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Fig. 1. Equivalent circuits for conductance measurements; (a) MOS-ܥ with interface trap time constant ߬it = ܴitܥit, (b) simplified circuit of 
(a), and (c) measured circuit. 
 
GP/ω is more effective to calculate Dit because it has only parameter related to interface trap without including 
Cs [1,2]. Capacitance meters generally assume the device to consist of the parallel Cm – Gm combination. A 
circuit comparison of Figure 1 (b) and Figure 1 (c) gives GP/ω in terms of the measured capacitance Cm, the 
oxide capacitance, and the measured conductance Gm as, 
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3. Results & Discussions 
Figures 2(a) and 2(b) show the relationship of ܩ݌/߱ versus ݂for SiO2 and ZrO2 high-k material at different 
oxide thickness. This figure shows that the local maximum of each curve indicates the magnitude of ܦit. The 
peaks of the curves used for the oxide materials mean that the interface state energy levels are measured. The 
value of ܦit has been calculated using conductance method. It is a technique which replaces MOS capacitor 
with equivalent circuit model and calculates ܦit. Both ܩ݌/߱ and ܩ݌ will peak as a function of bias voltage at 
gate terminal but only ܩ݌/߱ will peak as a function of frequency [7]. ܩ݌/߱ will peak at a lower frequency when 
admittance is measured as a function of frequency with bias voltage at the gate as parameter or at the gate bias 
near to flatbands and when admittance is measured as a function of bias voltage at the gate with frequency as 
parameter [8].From Fig.3 we can see that for the same value of oxide thickness i.e. 10 nm to 1nm, SiO2 has 
lower Dit than ZrO2 which indicates thatSiO2 is having better quality of interface with Silicon than ZrO2. The 
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increase in ܦit is observed as the oxide thickness is reduced. This depicts that ܦit increases as the oxide 
thickness reduces because density of trap charges is concentrated at the interface. At smaller frequencies, the 
ܦit has a constant and high value and as we move to higher frequency the value of Dit saturates to a common 
value. At very high frequency the Dit value is almost equal for SiO2 and ZrO2. Similarly, the effect of oxide 
thickness is also negligible at very high frequency for all materials. As the frequency reaches the inverse of 
interface trap time constant, the ܦit starts decreasing and at very high frequencies the value goes to a saturation 
region. The high value of ܦit at lower frequencies and a low value at higher frequencies are because trap 
charges are able to follow low frequencies and as the frequency increases trap charges cannot follow it so it 
does not contribute to ܦit [8] at the large frequencies. 
 
 
(a) 
 
(b) 
Fig. 2. ܩ݌/߱ and frequency for (a) SiO2 and (b) ZrO2 at different thickness 
 
 
 
(a) 
 
(b) 
Fig. 3. Dit and frequency for (a) SiO2 and (b) ZrO2at different oxide thickness 
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